This paper proposes a test approach and circuitry suitable for built-in self-test @IST) of digital-to-analog @/A) and analog-to-digital @/D) converters. Offset, gain, linearity and differential linearity errors are tested without using test equipment. The proposed BIST structure decreases the test cost and test time. The BIST circuitry has been designed to D/A and AID converters using CMOS 1.2 pm technology" By only a minor modification the test structure would be able to localize the fail situation. The small value of area overhead (AOH), the simplicity and eflciency of the proposed BET architecture seem to be promising for manufacturing.
Introduction
Effective methods for testing the digital circuitry are known, but testing the analog circuitry is still a problem. A great deal of effort has been devoted to testing pure analog circuits [3], [5] . Approaches for designing testable analog and mixed circuits have also been reported [6] , [8] , but up to now there is no general and efficient solution. The most frequently encountered parts of mixed digital and analog circuits are digital-to-analog @/A) and analog-to-digital ( A D ) converters, which bridge the gap between digital and analog systems. Many articles have been published about the design, specification and applications of D/A converters. Unfortunately, little has been written about testing conversion products [2] that need expensive mixed-signal test equipment. Appropriate BIST methods solve these problems, because test equipment is not needed.
The goal of this work is to propose an optimized BIST approach to automatically test the linearity and differential linearity errors, offset voltage (VosE) and gain error (GFSE) of D/A converters. Then, the same BIST approach is mapped to A/D converter testing.
A BIST Scheme for D/A Converters
The area overhead (AOH) is one of the most essential problem of the analog BIST approaches. In order to reduce the AOH, the proposed BIST structure does not permission to copy without fee aB or part of this material is granted, provided that the copies a n not made or djstributed for di~& comnenid advantage the AGM cvpyright notice and the title ofthe publication and its date a&ar and notice is given that copying is by pamission of the mpin~ a fee andb &c pnnission.
Asxiation for k o m p u e f i h m . TO copy othmviw, to pm use a reference D/A converter that normally has 3 to 4 more bits of resolution, as presented in previous works [21,[41. Fig. 1 illustrates the proposed approach for testing some static characteristics of a D/A converter in order to verify its functionality. When the Test input becomes active, the control logic (CL) begins the test procedure and directs the operation of the counter, D/A converter, analog switches and analog multiplexer (AMUX), and observes the output of the comparator.
A. BIST Architecture for D/A Converter Testing
This BIST structure tests VosE, differential linearity, ~i , i -~, at all 2N input codes, GFSE, and linearity, Ei, at 7 critical values. They are measured as follows:
The measured parameters are alternately compared with values 1/2 LSB and -1/2 LSB (or maximum acceptable tolerance margin) to verify whether or not they are smaller than the maximum allowance error voltage.
B. Autozeroing Technique
During autozero cycle (AZC), AZ is active and AMUX selects GND. Thus, operational amplifier (OA) is connected in the unity gain configuration and the input offset is available at the output. Capacitor C, stores the offset across its terminals. After applying the offsetcancellation algorithm, C , is placed in series with Vos at the noninverting input of the OA to cancel the existing offset voltage. The idea of offset-cancellation offers the possibility of automatically nulling the offset voltage without using external pins.
C. Test procedure
When the Test input becomes active, the control logic performs a self testing to verify the functionality of the test circuitry. Then, it begins the D/A converter testing. The tesi algorithm consists of the following phases:
Sel$te&'ng:
At the first self-test cycle, the S1, S/H 2nd AZ signals are active and Busy is inactive, thus C, , is charged to V, , , .
At the second self-test cycle, Busy remains inactive, AMUX selects SHC and S1 becomes active, thus C, is charged ideally to 1 LSB. Then, AMUX selects % LSB, the S3 and S2 become alternately active resulting in the comparison between the C, voltage and +% LSB. The output of the OA is verified by the CL and must be 1 and 0 consequently. In this way, the functionality of the test structure, except for the counter and digital multiplexer (DMUX), is verified. The counter and the CL could be tested by a scan-based BIST technique. The self-test phase takes 4 clock cycles.
VOsE testing:
Counter-0, the autozero cycle is performed. At the second cycle, AMUX selects GND and S1 becomes active therefore capacitor C, is charged to the VosE (AZ=O). At the last two cycles of VosE testing, AMUX selects % LSB and S3 and S2 become active consequently resulting the VosE to be compared with +-% LSB. In both cycles, the V, , is verified by CL. This phase takes 4 clock cycles.
Differential linearity error (DLE), &i,i-l, testing:
During DLE testing the following operations are performed: Vo is held in the C , , by activating S/H signal (lSt cycle). The AZC is executed and the counter is incremented (2nd cycle). Then, AMUX selects the output of SHC and S1 becomes active (3rd cycle). Therefore, the capacitor C, is charged to the Eii-1. At last two cycles, AMUX selects % LSB and S3 and S2 become active consequently. In both cycles, the VoA is verified by CL, therefore VOsE is compared with f% LSB. The DLE testing procedure takes 5 clock cycles for each input code, therefore the total DLE testing time is:
where f is the clock frequency of the test circuitry.
Linearity error (LE), E; testing:
cO~te~(b,b,b,OO ... O), AZC is performed and then AMUX selects (b12-' +b,2-' +b32J)XVm~ and S 1 becomes active. Therefore, C, is charged to q. At the last two cycles, the q is compared with +% LSB. In this phase, the deviation of the output voltage of the D/A converter from the ideal values corresponding to the three most si@cant bits is tested. The LE testing phase takes 4 clock cycles, therefore complete LE testing takes 28 clock cycles.
GmE testing:
Counter-( 11 ... l), AZC is accomplished and Vo(i) is held in C , , by activating S/H signal. Then, Busy signal becomes inactive, AMUX selects SHC, and S1 becomes active. Thus, C, is charged to the GFSE. Finally, GFsE is compared with +% LSB at the last two cycles. GFsE testing phase takes 4 clock cycles.
As explained above, after each phase of test, the measured parameters are alternately compared with +% LSB and -% LSB by means of the OA that has % LSB at its noninverting input and the C, voltage or the inverse of C, voltage at its inverting input. The output of the OA represents the result of test and is evaluated by the CL. This structure exercises all 2N codes measuring and evaluating VosE, GFSE, Ei,i-i, and Ei (for the last three significant bits) in total time:
where f is limited by the combined settling time of the D/A converter and the OA. We can assume that the total test time is approximately equal to TDLE. converter is nonlinear, the step size will deviate from the ideal 1 LSB step size [4] . 4) The proposed BIST structure is very easy to realize, because it does not need the additional high quality blocks. Furthermore, it does not use the external test equipment during test phase.
As a result, this method reduces the manufacturing cost. The same approach can be applied to test all A/D converters employing D/A converter.
The integrating types and flash A/D converters can be tested by the reported approaches [2] , [5] , [7] . Unfortunately, these techniques are not suitable for BIST approach for A/D converter.
The flash A/D converter can be tested using a simple BIST approach. It comprises a voltage references bloc, a large number of comparators and a digital decoding network. Hence, a BIST circuitry may be incorporated for comparator testing. The implemented BIST circuitry selects one of the comparators each time and applies a given test signal to it. The selecting and evaluating procedure can be managed by a CL. The digital section of the A/D converter may be evaluated by a Scan-BIST technique.
BIST Results
By eliminating the test equipment. the total test time by the BIST has been reduced to approximately 5~2~/ f s for A/D and D/A converter testing. Because, the time needed to calibrate external equipment and calculate the parameters by a processor is saved.
The circuit was designed using CMOS 1.2 pm technology. The proposed test structure was simulated and evaluated for a 12-bit D/A converter by exercising all 2N input codes. The introduced V , , , , DLE, LE and gain error (GFSE) were fully detected by implemented BIST.
The simulations performed show that the switching circuit ensures the required accuracy for our application. The symmetry of switching process in the measurement part of the BIST architecture minimizes the error voltage that is introduced by parasitic capacitors.
These evaluations show that the BIST gives the same testability as conventional testing and is applicable to pasdfail D/A and A/D converters testing for manufacturing. The AOH related to the BIST structures based on the average area of medium to high-resolution D/A converters [1] [7] , amounts to less than 10% of the total active chip area and it will be still smaller for A/D converters.
Conclusion
A practical BIST approach for the functional testing of D/A converters has been presented and evaluated. An extension to A/D converter testing by applying the same BIST structure is also proposed. The BIST performs a self-test to venfy its functionality and then begins D/A converter testing. The proposed BIST structure reduces the test time and the test cost. The obtained AOH is small and reasonable for mixed-circuit testing. Also, the proposed architecture is relatively simple. These results show that the proposed BIST design is applicable to the pass/fail testing of D/A and A/D converters and seems to be promising for manufacturing. With a minor modification, the test structure would be able to test all D/A converters on the chip that use the same reference voltage and have the same resolution. It would be also interesting to explore the testability of our approach to other mixed-circuit structures.
